トップページへ

2020 Faculty Courses School of Engineering Department of Information and Communications Engineering Graduate major in Information and Communications Engineering

Parallel and Reconfigurable VLSI Computing

Academic unit or major
Graduate major in Information and Communications Engineering
Instructor(s)
Hiroki Nakahara
Class Format
Lecture (Zoom)
Media-enhanced courses
-
Day of week/Period
(Classrooms)
5-6 Tue (S323) / 5-6 Fri (S323)
Class
-
Course Code
ICT.I425
Number of credits
200
Course offered
2020
Offered quarter
2Q
Syllabus updated
Jul 10, 2025
Language
English

Syllabus

Course overview and goals

With the demand for large-scale data processing such as IoT, big data, and machine learning, we learn about the fundamental technologies of reconfigurable systems, especially FPGAs attracting attention from its power efficiency and high performance. The aim of this lecture is to make it possible to design an optimum circuit on an FPGA for the required performance and to be able to study application examples.

Course description and aims

Understanding Parallel Computation and High-Performance Technique by FPGA
Understanding Design method to applications by FPGA

Keywords

Parallel computation, high-performance computation, logic deisgn, FPGA

Competencies

  • Specialist skills
  • Intercultural skills
  • Communication skills
  • Critical thinking skills
  • Practical and/or problem-solving skills

Class flow

1) In the first part of each lecture, review the previous lecture.
2) In the next part, do exercises on the content of the class on that day.
3) Thoroughly read the content of each lesson and do the tasks in preparation/review.

Course schedule/Objectives

Course schedule Objectives
Class 1 Logic circuit basis and synchronous circuit design Students must make sure they understand what significance the course holds for them by checking their learning portfolio.
Class 2 Hardware algorithm (1) Understand hardware algorithm
Class 3 Hardware algorithm (2) Understand hardware algorithm
Class 4 History of FPGA Understand the history of FPGA
Class 5 FPGA basis (1) Understand FPGA basis
Class 6 FPGA basis (2) Understand FPGA basis
Class 7 Design flow and tool (1) Understand design flow and tool
Class 8 Design flow and tool (2) Understand design flow and tool
Class 9 FPGA design method Understand FPGA design method
Class 10 Exercise (1) Learn FPGA design
Class 11 Application for FPGA Understand application for FPGA
Class 12 Application for FPGA Understand application for FPGA
Class 13 Application for FPGA Understand application for FPGA

Study advice (preparation and review)

To enhance effective learning, students are encouraged to spend approximately 100 minutes preparing for class and another 100 minutes reviewing class content afterwards (including assignments) for each class.
They should do so by referring to textbooks and other course material.

Textbook(s)

Amano et al., "Principles and Structures of FPGAs," Springer, 2018.

Reference books, course materials, etc.

Distribute lecture materials during lecture (I also upload to OCW).

Evaluation methods and criteria

1) Based on comprehension degree on parallel computation and high performance technique by FPGA
2) If instructed, submit a report
3) All attendance is in principle
4) If you repeat late arrivals or resubmissions, you may be rejected

Related courses

  • ICT.I415 : VLSI System Design
  • ICT.I308 : Computer Architecture (ICT)
  • ICT.I303 : Integrated Circuit Design
  • ICT.I216 : Computer Logic Design (ICT)

Prerequisites

Although there is no requirement to take courses, it is desirable to have basic knowledge of computer hardware and software.

Contact information (e-mail and phone) Notice : Please replace from ”[at]” to ”@”(half-width character).

nakahara[at]ict.e.titech.ac.jp
2919

Office hours

Monday, morning, however, I recommend to get an appointment.

Other

The lecture will be held online using Zoom.
In some of the lectures, we will do an exercise using an FPGA board. Prepare your laptop PC. Due to the impact of COVID-19, I will lend the board by mail this year. Details will be explained in the first lecture.